___________ and Clear should not be 0 at the same time; otherwise, bot – McqOptions

MCQOPTIONS

1.	___________ and Clear should not be 0 at the same time; otherwise, both the outputs will be 1, which is known as invalid state.
A.	Preset
B.	Post set
C.	Fixed
D.	Both a and b
Answer» B. Post set

Discussion

No Comment Found

Related MCQs

Asynchronous inputs, just like synchronous inputs, can be engineered to be ______________.
The characteristic equation of any flip-flop describes the __________________ of the next state in terms of the present state and inputs.
___________ and Clear should not be 0 at the same time; otherwise, both the outputs will be 1, which is known as invalid state.
When a circuit is self- correcting?
This converter deals with converting binary code to gray code
It is a circuit, which can remember values for a long time or change values when required.
It is a bi-directional counter capable of counting in either of the direction depending on the control signal
When more than one input can be active, the priority ____________ must be used.
A device that exhibits two different stable states and functions as a memory element in a binary system is known as______________________ .
A combinational logic circuit which sends data coming from a single source to two or more separate destinations is