A system is at rest for t < 0. It is given by If steady state is reac – McqOptions

MCQOPTIONS

1.	A system is at rest for t < 0. It is given by If steady state is reached at t = 0, then the value of angle A is given by
A.	0
B.	45 ¬∞
C.	- 45¬∞
D.	‚àû
Answer» C. - 45¬∞

Discussion

No Comment Found

Related MCQs

For a high pass filter, β = p in attenuation band.
In attenuation band, β is an odd multiple of p.
For a series RLC circuit bandwidth is ω2 - ω1 = R/2L.
In a series RC circuit Z = (R2 + ω2C2)0.5.
As per Euler's identity ejωt = cos ωt + j sin ωt
μ0 = 8.85 x 10-12F/m.
Resistivity of semiconductors is around 100 &ohm;-m.
Assertion (A): In series R-L-C circuit, the current may lead or lag the voltage depending on the value of R.Reason (R): Phase angle of an R-L series circuit is tan-1 (ωL/R).
Assertion (A): If A = 0.5 ∠ 20°, A2 = 0.25 ∠ 40°.Reason (R): When drawing a phasor diagram, sinusoids may have the same or different frequencies.
Assertion (A): When capacitor is fed by a dc voltage given a capacitor behaves as short circuit at t = 0 and open circuit at f = ∞.Reason (R): The impedance of a capacitor is