

MCQOPTIONS
Saved Bookmarks
This section includes 15 Mcqs, each offering curated multiple-choice questions to sharpen your Computer Organization knowledge and support exam preparation. Choose a topic below to get started.
1. |
AS_OF_2000,_THE_REFERENCE_SYSTEM_TO_FIND_THE_PERFORMANCE_OF_A_SYSTEM_IS______?$ |
A. | Ultra SPARC 10 |
B. | SUN SPARC |
C. | SUN II |
D. | None of the mentioned |
Answer» B. SUN SPARC | |
2. |
The average number of steps taken to execute the set of instructions can be made to be less than one by following _______$ |
A. | ISA |
B. | Pipe-lining |
C. | Super-scaling |
D. | Sequential |
Answer» D. Sequential | |
3. |
When Performing a looping operation, the instruction gets stored in the ______$ |
A. | Registers |
B. | Cache |
C. | System Heap |
D. | System stack |
Answer» C. System Heap | |
4. |
As of 2000, the reference system to find the SPEC rating are built with _____ Processor. |
A. | Intel Atom SParc 300Mhz |
B. | Ultra SPARC -IIi 300MHZ |
C. | Amd Neutrino series |
D. | ASUS A series 450 Mhz |
Answer» C. Amd Neutrino series | |
5. |
CISC stands for _______ |
A. | Complete Instruction Sequential Compilation |
B. | Computer Integrated Sequential Compiler |
C. | Complex Instruction Set Computer |
D. | Complex Instruction Sequential Compilation |
Answer» D. Complex Instruction Sequential Compilation | |
6. |
If the instruction, Add R1, R2, R3 is executed in a system which is pipe-lined, then the value of S is (Where S is a term of the Basic performance equation) |
A. | 3 |
B. | ~2 |
C. | ~1 |
D. | 6 |
Answer» D. 6 | |
7. |
If a processor clock is rated as 1250 million cycles per second, then its clock period is ________ |
A. | 1.9 * 10<sup>-10</sup> sec |
B. | 1.6 * 10<sup>-9</sup> sec |
C. | 1.25 * 10<sup>-10</sup> sec |
D. | 8 * 10<sup>-10</sup> sec |
Answer» E. | |
8. |
SPEC stands for ______? |
A. | Standard Performance Evaluation Code |
B. | System Processing Enhancing Code |
C. | System Performance Evaluation Corporation |
D. | Standard Processing Enhancement Corporation |
Answer» D. Standard Processing Enhancement Corporation | |
9. |
The ultimate goal of a compiler is to ________ |
A. | Reduce the clock cycles for a programming task |
B. | Reduce the size of the object code |
C. | Be versatile |
D. | Be able to detect even the smallest of errors |
Answer» B. Reduce the size of the object code | |
10. |
An optimizing Compiler does _________ |
A. | Better compilation of the given piece of code |
B. | Takes advantage of the type of processor and reduces its process time |
C. | Does better memory management |
D. | none of the mentioned |
Answer» C. Does better memory management | |
11. |
The clock rate of the processor can be improved by _________ |
A. | Improving the IC technology of the logic circuits |
B. | Reducing the amount of processing done in one step |
C. | By using the overclocking method |
D. | All of the mentioned |
Answer» E. | |
12. |
For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution? |
A. | ISA |
B. | ANSA |
C. | Super-scalar |
D. | All of the mentioned |
Answer» D. All of the mentioned | |
13. |
A processor performing fetch or decoding of different instruction during the execution of another instruction is called ______ |
A. | Super-scaling |
B. | Pipe-lining |
C. | Parallel Computation |
D. | None of the mentioned |
Answer» C. Parallel Computation | |
14. |
Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster? |
A. | A |
B. | B |
C. | Both take the same time |
D. | Insufficient information |
Answer» B. B | |
15. |
During the execution of the instructions, a copy of the instructions is placed in the ______ |
A. | Register |
B. | RAM |
C. | System heap |
D. | Cache |
Answer» E. | |