MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 13 Mcqs, each offering curated multiple-choice questions to sharpen your Vhdl knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
What is the extension of the netlist file; input to the place and route EDA tools? |
| A. | EIDF |
| B. | SDF |
| C. | TXT |
| D. | CPP |
| Answer» B. SDF | |
| 2. |
What are the differences between simulation tools and synthesis tool? |
| A. | Simulators are used to check the performance of circuit and Synthesis tools are for the fabrication of circuits |
| B. | Simulators and Synthesis tools works exactly same |
| C. | Simulators are used just to check basic functionality of the circuit and Synthesis tools includes timing constraints and other factors along with simulation |
| D. | Simulation finds the error in the code and Synthesis tool corrects the code |
| Answer» D. Simulation finds the error in the code and Synthesis tool corrects the code | |
| 3. |
An Antifuse programming technology is associated with _________ |
| A. | CPLDs |
| B. | FPGAs |
| C. | SPLDs |
| D. | ASICs |
| Answer» C. SPLDs | |
| 4. |
DIFFERENCE_BETWEEN_SIMULATION_TOOLS_AND_SYNTHESIS_TOOL_IS__________?$ |
| A. | Simulators are used to check the performance of circuit and Synthesis tools are for the fabrication of circuits |
| B. | Simulators and Synthesis tools works exactly same |
| C. | Simulators are used just to check basic functionality of the circuit and Synthesis tools includes timing constraints and other factors along with simulation |
| D. | Simulation finds the error in the code and Synthesis tool corrects the code |
| Answer» D. Simulation finds the error in the code and Synthesis tool corrects the code | |
| 5. |
What_is_the_extension_of_the_netlist_file;_input_to_the_place_and_route_EDA_tools?$ |
| A. | EIDF |
| B. | SDF |
| C. | TXT |
| D. | CPP |
| Answer» B. SDF | |
| 6. |
Which of the following is not a back end EDA tool? |
| A. | Floor planning tools |
| B. | Placement tools |
| C. | Routing tools |
| D. | Simulators |
| Answer» E. | |
| 7. |
An Antifuse programming technology is associated with _____ |
| A. | CPLDs |
| B. | FPGAs |
| C. | SPLDs |
| D. | ASICs |
| Answer» C. SPLDs | |
| 8. |
Place and Route EDA tools are used to take the design netlist and implement the design in the device. |
| A. | True |
| B. | False |
| Answer» B. False | |
| 9. |
The process of transforming a design entry information of the circuit into a set of logic equations in any EDA tool is known as _________ |
| A. | Simulation |
| B. | Synthesis |
| C. | Optimization |
| D. | Verification |
| Answer» C. Optimization | |
| 10. |
Which of the following is not an EDA tool? |
| A. | Visual C++ |
| B. | Quartus II |
| C. | Xilinx ISE |
| D. | MaxPlus II |
| Answer» B. Quartus II | |
| 11. |
After compiling VHDL code with any EDA tool, we get __________ |
| A. | Final device |
| B. | FPGA |
| C. | Optimized netlist |
| D. | Netlist |
| Answer» E. | |
| 12. |
What is the basic use of EDA tools? |
| A. | Communication of Electronic devices |
| B. | Fabrication of Electronics hardware |
| C. | Electronic circuits simulation and synthesis |
| D. | Industrial automation |
| Answer» D. Industrial automation | |
| 13. |
What is the full form of VHDL? |
| A. | Verilog Hardware Description Language |
| B. | Very High speed Description Language |
| C. | Variable Hardware Description Language |
| D. | Very high speed Hardware Description Language |
| Answer» E. | |