Which pin of the external hardware is said to exhibit INT0 interrupt? – McqOptions

MCQOPTIONS

1.	Which pin of the external hardware is said to exhibit INT0 interrupt?
A.	pin no 10
B.	pin no 11
C.	pin no 12
D.	pin no 13
Answer» D. pin no 13

Discussion

No Comment Found

Related MCQs

WHAT_WILL_HAPPEN_IN_THAT_CONDITION,_IF_AN_INTERRUPT_OCCURS_WHILE_THE_MICROCONTROLLER_IS_SERVING_ANY_OTHER_INTERRUPT??$
WHAT_IS_THE_CORRECT_ORDER_OF_PRIORITY_THAT_IS_SET_AFTER_A_CONTROLLER_GETS_RESET??$
BY_DEFAULT,_INT0-INT2_INTERRUPTS_ARE??$
What is the disadvantage of a level triggered pulse?
Which register is responsible for handling all the external hardware interrupts?
Which register is used to make the pulse a level or an edge triggered pulse?
External hardware interrupts are assigned to which pins of the atmega32?
Why normally LJMP instructions are the topmost lines of the ISR?
Is the same address is assigned for the timer0 and timer1 overflow flag in the interrupt vector table of the interrupts?
Which of the following combination is the best to enable the external hardware interrupt 0 of the IE register (assuming initially all bits of the IE register are zero)?