Which of the following is default delay in VHDL? – McqOptions

MCQOPTIONS

1.	Which of the following is default delay in VHDL?
A.	Inertial delay
B.	Transport delay
C.	Delta delay
D.	Wire delay
Answer» B. Transport delay

Discussion

No Comment Found

Related MCQs

The condition to implement the simulation delta delay is _______
Which of the following is not the application of inertial delay?
Which of the following delay model follows the principle of preemption?
For zero delay events, which of the following mechanism is used?
A buffer with single input A and single output B has a delay of 20 nanosecond. If the value of input A changes after 10 ns from 0 to 1 and it changes again from 1 to 0 at 20 ns. At what time, the value of output B will be 1, if the transport delay model is used?
The keyword TRANSPORT in any assignment statement specifies _______
A buffer with single input A and single output B has a delay of 20 nanosecond. If the value of input A changes after 10 ns from 0 to 1 and it changes again from 1 to 0 at 20 ns. At what time, the value of output B will be 1, if the inertial delay model is used?
In inertial delay, if the signal value is maintained for the time period less than delay tiem, then the signal value does not change.
Transport delay is a kind of __________
The inertia value in inertial delay model is equal to _________