Which circuit is generated from D flip-flop due to addition of an inve – McqOptions

MCQOPTIONS

1.	Which circuit is generated from D flip-flop due to addition of an inverter by causing reduction in the number of inputs?
A.	Gated JK-latch
B.	Gated SR-latch
C.	Gated T-latch
D.	Gated D-latch
Answer» E.

Discussion

No Comment Found

Related MCQs

Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is ________
Two J-K flip-flops with their J-K inputs tied HIGH are cascaded to be used as counters. After four input clock pulses, the binary count is ________
In J-K flip-flop, no change condition appears when ___________
The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse) is HIGH is called ___________
A J-K flip-flop can be obtained from the clocked S-R flip-flop by augmenting ___________
The characteristic of J-K flip-flop is similar to _____________
Which circuit is generated from D flip-flop due to addition of an inverter by causing reduction in the number of inputs?