MCQOPTIONS
Bookmark
Saved Bookmarks
→
Linear Integrated Circuit
→
Monolithic Phase Locked Loop in Linear Integrated Circuit
→
When will be the mirror effect valid..
1.
When will be the mirror effect valid
A.
1
B.
=1
C.
<1
D.
1
Answer» B. =1
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
Calculate the value of reference current and input resistor for current mirror with IC=1.2 A & VCC=12v. Assume =50.
When will be the mirror effect valid
Constant current source in differential amplifier is also called as
Define total current (I<sub>Q</sub>) equation in differential amplifier with constant current bias current
How to improve CMRR value
In differential amplifier the input are given as V<sub>1</sub>=30sin (50t)+10sin (25t) , V<sub>2</sub>=30sin (50t)-10 sin (25t), <sub>0</sub> =200,RE =1k and RC = 15k . Find the output voltages V<sub>01</sub>, V<sub>02</sub> & g<sub>m</sub>=4M <sup>-1</sup>
Find Common Mode Rejection Ration, given g<sub>m</sub> =16M <sup>-1</sup>, RE=25k
How the differential mode gain is expressed using h parameter for a single ended output?
How are the arbitrary signal represented, that are applied to the input of transistor? (Assume common mode signal and differential mode signal to be V<sub>CM</sub> & V<sub>DM</sub> respectively).
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply