What is an ambiguous condition in a NAND based S -R latch?

• A. S =0, R =1
• B. S =1, R =0
• C. S =1, R =1
• D. S =0, R =0