Three cascaded decade counters will divide the input frequency by ___ – McqOptions

MCQOPTIONS

1.	Three cascaded decade counters will divide the input frequency by ____________
A.	10
B.	20
C.	100
D.	1000
Answer» E.

Discussion

No Comment Found

Related MCQs

A principle regarding most display decoders is that when the correct input is present, the related output will switch ____________
A 4-bit counter has a maximum modulus of ____________
Three cascaded decade counters will divide the input frequency by ____________
A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ____________
An asynchronous 4-bit binary down counter changes from count 2 to count 3. How many transitional states are required?
A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(total)) is ____________
How many different states does a 3-bit asynchronous counter have?
The terminal count of a typical modulus-10 binary counter is ____________
What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs?
Internal propagation delay of asynchronous counter is removed by ____________