The open input terminal of a TTL gate

• A. will assume a very high voltage
• B. will behave as if it is connected to logic 0 level
• C. will behave as if it is connected to logic 1 level
• D. none of these