MCQOPTIONS
Bookmark
Saved Bookmarks
→
Microprocessor
→
8085 Microprocessors
→
The logic family with highest noise margins is
1.
The logic family with highest noise margins is
A.
HTL
B.
I
C.
L
D.
TTL
E.
CMOS
Answer» B. I
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
The DTL, TTL, ECL and CMOS families of digital ICs are compared in the following 4 columns (P) (Q) (R) (S)A. Fan out is minimumDTL DTL TTL CMOS B.Power consumption is minimumTTL CMOS ECL DTLC. Propagation delay is minimumCMOS ECL TTL FTLThe correct column is
f3 (x2, x1, x0) =?
f2 (x2, x1, x0) =?
Z1 =?
The present output Qn of an edge triggered JK flip flop is logic O. If J = 1, then Qsub>n + 1
Z2 =?
(177)8 + 1 = (x)8, the value of x is
How many ones are there in 3 512 + 7 64 + 5 8 + 3
The number of bits in a binary PCM system is increased from n to n + 1. As a result, the signal to quantization noise ratio will improve by the
In the Q. 159, if in addition following code exists from 0109 H onwards ORI 40 H ADD M What will be the result in the accumulator after the last instruction is executed?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies
