The instruction miss which is serviced by the main memory, has total latency, approximately of

• A. 35 processor cycles
• B. 40 processor cycles
• C. 42 processor cycles
• D. 45 processor cycles