

MCQOPTIONS
Saved Bookmarks
1. |
The full form of VHDL is _____________ |
A. | Very High Descriptive Language |
B. | Verilog Hardware Description Language |
C. | Variable Definition Language |
D. | None of the Mentioned |
Answer» C. Variable Definition Language | |