The Data Bus is multiplexed with the lower bytes of – McqOptions

MCQOPTIONS

1.	The Data Bus is multiplexed with the lower bytes of
A.	Address Bus
B.	Control Bus
C.	Both (A) and (B)
D.	None of these
Answer» B. Control Bus

Discussion

No Comment Found

Related MCQs

The following program is written for an 8085 microprocessor to add two bytes located at memory addresses 1FFE and 1FFF LXI H 1FFEMOVB, MINRLMOVA, MADDBINRLMOVM, AXORAOn completion of the execution of the program, the result of addition is found
Which pins of 8086 in maximum mode are used for the control of status signals S2, S1 So?
If Register B contains 28 H, and Accumulator 97 H. What will be the content of Register C after the following program has been executed?MOV A, B MOVC, A MOV B, C MOV C, B
What is the total delay for executing the following program?MVI C, FFH DCRC JNZ LOOP
Microprocessor is an in-sequence device, which powerful category of instructions breaks this sequence?
Specify the number of times the given loop will count LOOP:MVI B, 64 H DCRB JNZ LOOP
Assume that memory location 2075 H has a data byte 47 H. Specify the contents of the address bus A15 A8 and the MUXD bus AD7 ADO when the MPU asserts the RD signal
Specify the output at PORT1, after the following program has been executed MVI B, 82 H MOVA, B MOV C, A MVI D, 37 H DUT PORT 1HLT
Specify the contents of register A after the execution of following program MVI A, F8 H SUI69 HHLT
Specify the flag status (CY, S, Z) after the instruction DRA is executed. MVI A, A9 H MVIB, 57 HADDBORAA