Sample-and-hold circuits in analog-to digital converters (ADCs) are de – McqOptions

MCQOPTIONS

1.	Sample-and-hold circuits in analog-to digital converters (ADCs) are designed to:
A.	sample and hold the output of the binary counter during the conversion process
B.	stabilize the comparator's threshold voltage during the conversion process
C.	stabilize the input analog signal during the conversion process
D.	sample and hold the D/A converter staircase waveform during the conversion process
Answer» D. sample and hold the D/A converter staircase waveform during the conversion process

Discussion

No Comment Found

Related MCQs

A binary-weighted digital-to-analog converter has a feedback resistor, R, of 12 k. If 50 A of current is through the resistor, the voltage out of the circuit is:
The resolution of a 0–5 V 6-bit digital-to-analog converter (DAC) is:
An 8-bit digital-to-analog converter (DAC) has a resolution of 0.125 V.
A binary-weighted resistor used in a digital-to-analog converter (DAC) is only practical up to a resolution of ________.
The key advantage of the successive approximation analog-to-digital converter (ADC) is its conversion speed.
One way to determine the resolution of a digital-to-analog converter (DAC) is to compare the ratio of one step voltage to the maximum output voltage.
Inaccurate analog-to-digital conversion may be due to ____________.
In a binary-weighted digital-to-analog converter (DAC), the values of the input resistors are chosen to be proportional to the binary weights of the corresponding input bits.
Which is not an analog-to-digital (ADC) conversion error?
A binary-weighted digital-to-analog converter has a feedback resistor, Rf, of 12 k. If 50 A of current is through the resistor, the voltage out of the circuit is: