MCQOPTIONS
Bookmark
Saved Bookmarks
→
Vhdl
→
User Defined Data Types in Vhdl
→
Process is a _______ statement...
1.
Process is a _______ statement.
A.
Concurrent
B.
Sequential
C.
Delay
D.
Both concurrent and sequential
Answer» B. Sequential
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
A __________ can’t be declared inside a process.
Which of the following statements can be seen as sequential equivalent to the selected concurrent assignment?
If no signal in the sensitivity list is changed, then how many times the process will be executed?
It is mandatory to use a label for any process.
What is the effect of the sensitivity list on the process?
Which of the following statement is used when there are no signals in the sensitive list?
Sensitivity list of a process contains __________
Local variables in a process can be declared __________
A process has a declaration part.
If there is more than one process in a VHDL code, How they are executed?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply