Synchronous construction reduces the delay time of a counter to the de – McqOptions

MCQOPTIONS

1.	Synchronous construction reduces the delay time of a counter to the delay of __________.
A.	all flip-flops and gates
B.	a single flip-flop and a gate
C.	all flip-flops and gates after a 3 count
D.	a single gate
Answer» C. all flip-flops and gates after a 3 count

Discussion

No Comment Found

Related MCQs

<p>Once a DIAC is conducting, the only way to turn it off is with:</p>
<p>Which is the TRIAC?</p>
<p>The DIAC is a:</p>
<p>What type of application would use an injection laser diode?</p>
<p>The serial-in, parallel-out shift register transfers data from one parallel data bus to another parallel data bus one bit at a time across a single line.</p>
<p>A serial-in, serial-out shift register transfers data from one line of a parallel bus to another line one bit at a time.</p>
<p>"Half-splitting" is</p>
<p>If doubling the voltage across a resistor doubles the current through the resistor then</p>
<p>Power supplies are regulated to prevent the output voltage from changing due to changes in the</p>
<p></p><p><img src="/_files/images/basic-electronics/basics/mcq3_1007_1c.gif"></p> <p>What is the power in the given circuit?</p>