MIPS architecture provides a separate pair of 32-bit registers to contain the product of 64-bits called

• A. Hi
• B. Lo
• C. To
• D. Both a and b