Minimum number of 2-input NAND gates required to implement the function F = (X +Y) (Z + W)

• A. 2
• B. 4
• C. 6
• D. 5