1.

If a and b are two STD_LOGIC_VECTOR input signals, then legal assignment for a and b is?

A. x <= a.b
B. x <= a OR b
C. x <= a + b
D. x <= a && b
Answer» C. x <= a + b


Discussion

No Comment Found