Each unit to be modelled in a VHDL design is known as

• A. behavioural model
• B. design architecture
• C. design entity
• D. structural model