

MCQOPTIONS
Saved Bookmarks
1. |
As a VHDL designer, what should you make sure about the design so that it is synthesized correctly? |
A. | It must use a configuration when more than one architecture is used |
B. | All the component ports and entity ports must be matched |
C. | A configuration must be there always |
D. | A configuration is used when ports are mismatched |
Answer» C. A configuration must be there always | |