After 10 clock cycles, and assuming that the DATA input had returned t – McqOptions

MCQOPTIONS

1.	After 10 clock cycles, and assuming that the DATA input had returned to 0 following the storage sequence, what values would be stored in Q 4, Q 3, Q 2, Q 1, Q 0 of the register in Figure 7-5?
A.	0,1,0,1,1
B.	1,1,0,1,0
C.	1,0,1,0,1
D.	0,0,0,0,0
Answer» E.

Discussion

No Comment Found

Related MCQs

After 10 clock cycles, and assuming that the DATA input had returned to 0 following the storage sequence, what values would be stored in Q 4, Q 3, Q 2, Q 1, Q 0 of the register in Figure 7-5?
The designation means that the ________.
What is the maximum delay that can occur if four flip-flops are connected as a ripple counter and each flip-flop has propagation delays of t PHL = 22 ns and t PLH = 15 ns?
Any divide-by- N counter can be formed by using external gating to ________ at a predetermined number.
List the state of each output pin of a 7447 if RBI =Â 0, LT =Â 1, A 0 =Â 1, A 1 =Â 0, A 2 =Â 0, and A 3 =Â 1.
A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (t p(tot) ) is ________.
A MOD-16 ripple counter is holding the count 1001 2 . What will the count be after 31 clock pulses?