MCQOPTIONS
Saved Bookmarks
This section includes 18 Mcqs, each offering curated multiple-choice questions to sharpen your Embedded Systems knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
Princeton architecture is also known as |
| A. | von Neumann architecture |
| B. | Harvard |
| C. | RISC |
| D. | CISC |
| Answer» B. Harvard | |
| 2. |
Which company further developed the study of RISC architecture? |
| A. | Intel |
| B. | Motorola |
| C. | university of Berkeley |
| D. | MIPS |
| Answer» D. MIPS | |
| 3. |
Which of the following processors uses Harvard architecture? |
| A. | TEXAS TMS320 |
| B. | 80386 |
| C. | 80286 |
| D. | 8086 |
| Answer» B. 80386 | |
| 4. |
WHICH_OF_THE_FOLLOWING_PROCESSORS_USES_HARVARD_ARCHITECTURE??$ |
| A. | TEXAS TMS320 |
| B. | 80386 |
| C. | 80286 |
| D. | 8086 |
| Answer» B. 80386 | |
| 5. |
Princeton architecture is also known as$ |
| A. | von Neumann architecture |
| B. | Harvard |
| C. | RISC |
| D. | CISC |
| Answer» B. Harvard | |
| 6. |
Which company further developed the study of RISC architecture?$ |
| A. | Intel |
| B. | Motorola |
| C. | university of Berkeley |
| D. | MIPS |
| Answer» D. MIPS | |
| 7. |
Which of the following processors has CISC architecture? |
| A. | AVR |
| B. | Atmel |
| C. | Blackfin |
| D. | Zilog Z80 |
| Answer» E. | |
| 8. |
Which of the following is an 8-bit RISC Harvard architecture? |
| A. | AVR |
| B. | Zilog80 |
| C. | 8051 |
| D. | Motorola 6800 |
| Answer» B. Zilog80 | |
| 9. |
Who coined the term RISC? |
| A. | David Patterson |
| B. | von Neumann |
| C. | Michael J Flynn |
| D. | Harvard |
| Answer» B. von Neumann | |
| 10. |
What is CAM stands for? |
| A. | content-addressable memory |
| B. | complex addressable memory |
| C. | computing addressable memory |
| D. | concurrently addressable memory |
| Answer» B. complex addressable memory | |
| 11. |
Which of the following statements are true for von Neumann architecture? |
| A. | shared bus between the program memory and data memory |
| B. | separate bus between the program memory and data memory |
| C. | external bus for program memory and data memory |
| D. | external bus for data memory only |
| Answer» B. separate bus between the program memory and data memory | |
| 12. |
Which of the following has a Harvard architecture? |
| A. | EDSAC |
| B. | SSEM |
| C. | PIC |
| D. | CSIRAC |
| Answer» D. CSIRAC | |
| 13. |
How is memory accessed in RISC architecture? |
| A. | load and store instruction |
| B. | opcode instruction |
| C. | memory instruction |
| D. | bus instruction |
| Answer» B. opcode instruction | |
| 14. |
Which of the following processors execute its instruction in a single cycle? |
| A. | 8086 |
| B. | 8088 |
| C. | 8087 |
| D. | MIPS R2000 |
| Answer» E. | |
| 15. |
Which is the first company who defined RISC architecture? |
| A. | Intel |
| B. | IBM |
| C. | Motorola |
| D. | MIPS |
| Answer» C. Motorola | |
| 16. |
Which of the architecture is more complex? |
| A. | SPARC |
| B. | MC68030 |
| C. | MC68030 |
| D. | 8086 |
| Answer» B. MC68030 | |
| 17. |
What is 80/20 rule? |
| A. | 80% instruction is generated and 20% instruction is executed |
| B. | 80% instruction is executed and 20% instruction is generated |
| C. | 80%instruction is executed and 20% instruction is not executed |
| D. | 80% instruction is generated and 20% instructions are not generated |
| Answer» B. 80% instruction is executed and 20% instruction is generated | |
| 18. |
Which are the processors based on RISC? |
| A. | SPARC |
| B. | 80386 |
| C. | MC68030 |
| D. | MC68020 |
| Answer» B. 80386 | |