MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 23 Mcqs, each offering curated multiple-choice questions to sharpen your Digital Circuits knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
PLA refers to _________ |
| A. | Programmable Loaded Array |
| B. | Programmable Array Logic |
| C. | Programmable Logic Array |
| D. | Programmed Array Logic |
| Answer» D. Programmed Array Logic | |
| 2. |
In PLD, there are provisions to perform interconnections of the gates internally, because of _________ |
| A. | High reliability |
| B. | High conductivity |
| C. | The desired logic implementation |
| D. | The desired output |
| Answer» D. The desired output | |
| 3. |
Logic circuits can also be designed using _________ |
| A. | RAM |
| B. | ROM |
| C. | PLD |
| D. | PLA |
| Answer» D. PLA | |
| 4. |
PLD contains a large number of _________ |
| A. | Flip-flops |
| B. | Gates |
| C. | Registers |
| D. | All of the Mentioned |
| Answer» E. | |
| 5. |
The full form of PLD is _________ |
| A. | Programmable Load Devices |
| B. | Programmable Logic Data |
| C. | Programmable Logic Devices |
| D. | Programmable Loaded Devices |
| Answer» D. Programmable Loaded Devices | |
| 6. |
IC 4116 is organised as _________ |
| A. | 512 * 4 |
| B. | 16 * 1 |
| C. | 32 * 4 |
| D. | 64 * 2 |
| Answer» D. 64 * 2 | |
| 7. |
How many address bits are required to select memory location in the Memory decoder? |
| A. | 4 KB |
| B. | 8 KB |
| C. | 12 KB |
| D. | 16 KB |
| Answer» D. 16 KB | |
| 8. |
The first step in the design of memory decoder is __________ |
| A. | Selection of a EPROM |
| B. | Selection of a RAM |
| C. | Address assignment |
| D. | Data insertion |
| Answer» D. Data insertion | |
| 9. |
THE_FULL_FORM_OF_PLD_IS?$ |
| A. | Programmable Load Devices |
| B. | Programmable Logic Data |
| C. | Programmable Logic Devices |
| D. | Programmable Loaded Devices |
| Answer» D. Programmable Loaded Devices | |
| 10. |
Logic circuits can also be designed using$ |
| A. | RAM |
| B. | ROM |
| C. | PLD |
| D. | PLA |
| Answer» D. PLA | |
| 11. |
PLD_contains_a_large_number_of$ |
| A. | Flip-flops |
| B. | Gates |
| C. | Registers |
| D. | All of the Mentioned |
| Answer» E. | |
| 12. |
PLA refers to |
| A. | Programmable Loaded Array |
| B. | Programmable Logic Array |
| C. | Programmable Array Logic |
| D. | None of the Mentioned |
| Answer» D. None of the Mentioned | |
| 13. |
How many types of PLD is? |
| A. | 2 |
| B. | 3 |
| C. | 4 |
| D. | 5 |
| Answer» B. 3 | |
| 14. |
Why antifuses are implemented in a PLD? |
| A. | To protect from high voltage |
| B. | To increase the memory |
| C. | To implement the programmes |
| D. | As a switching devices |
| Answer» D. As a switching devices | |
| 15. |
In PLD, there are provisions to perform interconnections of the gates internally, because of |
| A. | High reliability |
| B. | High conductivity |
| C. | The desired logic implementation |
| D. | The desired output |
| Answer» D. The desired output | |
| 16. |
How many 16K * 4 RAMs are required to achieve a memory with a capacity of 64K and a word length of 8 bits? |
| A. | 2 |
| B. | 4 |
| C. | 6 |
| D. | 8 |
| Answer» E. | |
| 17. |
How many 1024 * 1 RAM chips are required to construct a 1024 * 8 memory system? |
| A. | 4 |
| B. | 6 |
| C. | 8 |
| D. | 12 |
| Answer» D. 12 | |
| 18. |
To construct 16K * 4-bit memory, how many 4116 ICs are required? |
| A. | 1 |
| B. | 2 |
| C. | 3 |
| D. | 4 |
| Answer» E. | |
| 19. |
IC 4116 is organised as |
| A. | 512 * 4 |
| B. | 16 * 1 |
| C. | 32 * 4 |
| D. | 64 * 2 |
| Answer» D. 64 * 2 | |
| 20. |
How memory expansion is done? |
| A. | By increasing the supply voltage of the Memory ICs |
| B. | By decreasing the supply voltage of the Memory ICs |
| C. | By connecting Memory ICs together |
| D. | None of the Mentioned |
| Answer» D. None of the Mentioned | |
| 21. |
How many address bits are required to select memory location in Memory decoder? |
| A. | 4 KB |
| B. | 8 KB |
| C. | 12 KB |
| D. | 16 KB |
| Answer» D. 16 KB | |
| 22. |
The first step in the design of memory decoder is |
| A. | Selection of a EPROM |
| B. | Selection of a RAM |
| C. | Address assignment |
| D. | Data insertion |
| Answer» D. Data insertion | |
| 23. |
What is memory decoding? |
| A. | The process of Memory IC used in a digital system is overloaded with data |
| B. | The process of Memory IC used in a digital system is selected for the range of address assigned |
| C. | The process of Memory IC used in a digital system is selected for the range of data assigned |
| D. | The process of Memory IC used in a digital system is overloaded with data allocated in memory cell |
| Answer» C. The process of Memory IC used in a digital system is selected for the range of data assigned | |