

MCQOPTIONS
Saved Bookmarks
This section includes 13 Mcqs, each offering curated multiple-choice questions to sharpen your Vhdl knowledge and support exam preparation. Choose a topic below to get started.
1. |
Which of the following is exponentiation operator? |
A. | ^ |
B. | * |
C. | /= |
D. | ** |
Answer» E. | |
2. |
ABS operator is used to _________ |
A. | Shift the operand |
B. | Gives absolute value for the operand |
C. | Give the result as nearest integer |
D. | To synthesize the result |
Answer» C. Give the result as nearest integer | |
3. |
What is the type of result for comparison operators? |
A. | Boolean |
B. | Integer |
C. | Numeric |
D. | Array |
Answer» B. Integer | |
4. |
The operators like =, /=, <, >, >= are called _________ |
A. | Arithmetic operators |
B. | Concatenation operators |
C. | Logical operators |
D. | Relational operators |
Answer» E. | |
5. |
What is the type of result of MOD operator? |
A. | Numeric |
B. | Integer |
C. | Array |
D. | Bit |
Answer» C. Array | |
6. |
The operator ‘&’ is called the_____ operator. |
A. | Logical AND operator |
B. | Bitwise AND operator |
C. | Arithmetic addition operator |
D. | Concatenation operator |
Answer» E. | |
7. |
______ operator is unary as well as binary operator. |
A. | – |
B. | * |
C. | / |
D. | ** |
Answer» B. * | |
8. |
Which of the following VHDL statement is equivalent to NAND operation, if y, a and b are SIGNALS? |
A. | y <= NOT a AND bb) y <= NOT a OR NOT bc) y <<= NOT a AND NOT bd) y <<= NOT (a OR |
B. | y <= NOT a OR NOT b |
C. | y <<= NOT a AND NOT b |
D. | y <<= NOT (a OR b) |
Answer» C. y <<= NOT a AND NOT b | |
9. |
In the following statements, y and z are equivalent to________ |
A. | y <= a’+b’ and z <= (a.b)’b) y <= (a+ |
B. | ’b) y <= (a+b)’ and z <= a’+b’ |
C. | y <= a’+b and z <= a’+b’ |
D. | y <= a+b’ and z <= a.bView Answer |
Answer» D. y <= a+b’ and z <= a.bView Answer | |
10. |
Which of the following logical operator has the highest precedence? |
A. | NAND |
B. | NOR |
C. | NOT |
D. | EXOR |
Answer» D. EXOR | |
11. |
Refer to the VHDL code given below, which is the legal assignment statement? |
A. | y <= (1 => ‘1’, OTHERS => ’0’); |
B. | y := “0100”; |
C. | y => “0100”; |
D. | y => x;View Answer |
Answer» B. y := “0100”; | |
12. |
A VARIABLE y is declared of STD_LOGIC_VECTOR type of 4 bits, if you want to assign 1001 to y, then what is the write assignment statement? |
A. | y <= “1001” |
B. | y := “1001” |
C. | y <= ‘1’, ‘0’, ‘0’, ‘1’ |
D. | y => “1001” |
Answer» C. y <= ‘1’, ‘0’, ‘0’, ‘1’ | |
13. |
Which of the following is not an assignment operator? |
A. | <= |
B. | := |
C. | => |
D. | = |
Answer» E. | |