MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 657 Mcqs, each offering curated multiple-choice questions to sharpen your Testing Subject knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
DNS stands for? |
| A. | domain name system |
| B. | direct name system |
| C. | direct network system |
| D. | domain network system |
| Answer» B. direct name system | |
| 2. |
Storage of firmware is |
| A. | cache memory |
| B. | ram |
| C. | external |
| D. | rom |
| Answer» E. | |
| 3. |
MOM stands for? |
| A. | message oriented middleware |
| B. | mails oriented middleware |
| C. | middleware of messages |
| D. | main object middleware |
| Answer» B. mails oriented middleware | |
| 4. |
A “glue†between client and server parts of application. |
| A. | middleware |
| B. | firmware |
| C. | package |
| D. | system software |
| Answer» B. firmware | |
| 5. |
Middleware has enabled the production of various types of smart machines having microprocessor chips with embedded software. |
| A. | true |
| B. | false |
| Answer» C. | |
| 6. |
The software substituted for hardware and stored in ROM. |
| A. | synchronous software |
| B. | package software |
| C. | firmware |
| D. | middleware |
| Answer» D. middleware | |
| 7. |
Which of the following uses multiple hard disk platters mounted on a single central shift? |
| A. | disk drives |
| B. | hard disks |
| C. | disk packs |
| D. | compact disks |
| Answer» D. compact disks | |
| 8. |
Which of the following is not a magnetic disk? |
| A. | floppy |
| B. | winchester |
| C. | zip |
| D. | flash |
| Answer» E. | |
| 9. |
The process in which a file is partitioned into smaller parts and different parts are stored in different disks is |
| A. | raid |
| B. | mirroring |
| C. | stripping |
| D. | raid classification |
| Answer» D. raid classification | |
| 10. |
A set of hard disk drives with a controller mounted in a single box, forming a single large storage unit is |
| A. | disk array |
| B. | drives |
| C. | compact drives |
| D. | multi-cores |
| Answer» B. drives | |
| 11. |
What does RAID stand for? |
| A. | redundant array of independent disks |
| B. | redundant array of inexpensive disks |
| C. | redundant array of intermediate disks |
| D. | redundant array of improper disks |
| Answer» B. redundant array of inexpensive disks | |
| 12. |
A device similar to a flash drive |
| A. | memory card |
| B. | compact drive |
| C. | compact disk |
| D. | memory disk |
| Answer» B. compact drive | |
| 13. |
What does USB stand for? |
| A. | universal signal board |
| B. | universal signal bus |
| C. | universal serial bus |
| D. | universal serial board |
| Answer» D. universal serial board | |
| 14. |
Bernoulli disks are a type of magnetic floppy disks. |
| A. | true |
| B. | false |
| Answer» C. | |
| 15. |
A plug and play storage device that simply plugs in the port of a computer is |
| A. | flash drive |
| B. | compact disk |
| C. | hard disk |
| D. | cd |
| Answer» B. compact disk | |
| 16. |
Winchester disks are a type of |
| A. | optical disks |
| B. | magnetic disks |
| C. | compact disks |
| D. | magnetic drives |
| Answer» C. compact disks | |
| 17. |
Word length of a personal computer |
| A. | 64bits |
| B. | 16 bits |
| C. | 8 bits |
| D. | 32 bits |
| Answer» D. 32 bits | |
| 18. |
HLDA stands for |
| A. | high level data |
| B. | high level data acknowledgment |
| C. | hold acknowledgement |
| D. | hold data |
| Answer» D. hold data | |
| 19. |
The architecture that uses a tighter coupling between the compiler and the processor. |
| A. | epic |
| B. | multi-core |
| C. | risc |
| D. | cisc |
| Answer» B. multi-core | |
| 20. |
Processor which is complex and expensive to produce |
| A. | risc |
| B. | epic |
| C. | cisc |
| D. | multi-core |
| Answer» D. multi-core | |
| 21. |
If M denotes the number of memory locations and N denotes the word size, then an expression that denotes the storage capacity is |
| A. | m*n |
| B. | m+n |
| C. | 2m+n |
| D. | 2m-n |
| Answer» B. m+n | |
| 22. |
                         storage is a system where a robotic arm will connect or disconnect off- line mass storage media according to the computer operating system demands. |
| A. | secondary |
| B. | virtual |
| C. | tertiary |
| D. | magnetic |
| Answer» D. magnetic | |
| 23. |
What is the location of the internal registers of CPU? |
| A. | internal |
| B. | on-chip |
| C. | external |
| D. | motherboard |
| Answer» C. external | |
| 24. |
Size of the                  memory mainly depends on the size of the address bus. |
| A. | main |
| B. | virtual |
| C. | secondary |
| D. | cache |
| Answer» B. virtual | |
| 25. |
The memory implemented using the semiconductor chips is |
| A. | cache |
| B. | main |
| C. | secondary |
| D. | registers |
| Answer» C. secondary | |
| 26. |
Which of the following is the fastest means of memory access for CPU? |
| A. | registers |
| B. | cache |
| C. | main memory |
| D. | virtual memory |
| Answer» B. cache | |
| 27. |
Which of the following is independent of the address bus? |
| A. | secondary memory |
| B. | main memory |
| C. | onboard memory |
| D. | cache memory |
| Answer» B. main memory | |
| 28. |
Cache memory is the onboard storage. |
| A. | true |
| B. | false |
| Answer» B. false | |
| 29. |
Any electronic holding place where data can be stored and retrieved later whenever required is |
| A. | memory |
| B. | drive |
| C. | disk |
| D. | circuit |
| Answer» B. drive | |
| 30. |
A circuitry that processes that responds to and processes the basic instructions that are required to drive a computer system is |
| A. | memory |
| B. | alu |
| C. | cu |
| D. | processor |
| Answer» E. | |
| 31. |
MAR stands for |
| A. | memory address register |
| B. | main address register |
| C. | main accessible register |
| D. | memory accessible register |
| Answer» B. main address register | |
| 32. |
The architecture that uses a tighter coupling between the compiler and the processor is |
| A. | epic |
| B. | multi-core |
| C. | risc |
| D. | cisc |
| Answer» B. multi-core | |
| 33. |
Processor which is complex and expensive to produce is |
| A. | risc |
| B. | epic |
| C. | cisc |
| D. | multi-core |
| Answer» D. multi-core | |
| 34. |
Which of the following processor has a fixed length of instructions? |
| A. | cisc |
| B. | risc |
| C. | epic |
| D. | multi-core |
| Answer» C. epic | |
| 35. |
The number of clock cycles per second is referred as |
| A. | clock speed |
| B. | clock frequency |
| C. | clock rate |
| D. | clock timing |
| Answer» B. clock frequency | |
| 36. |
The operation that does not involves clock cycles is |
| A. | installation of a device |
| B. | execute |
| C. | fetch |
| D. | decode |
| Answer» B. execute | |
| 37. |
It takes one clock cycle to perform a basic operation. |
| A. | true |
| B. | false |
| Answer» B. false | |
| 38. |
Computer has a built-in system clock that emits millions of regularly spaced electric pulses per            called clock cycles. |
| A. | second |
| B. | millisecond |
| C. | microsecond |
| D. | minute |
| Answer» B. millisecond | |
| 39. |
The transfer between CPU and Cache is |
| A. | block transfer |
| B. | word transfer |
| C. | set transfer |
| D. | associative transfer |
| Answer» C. set transfer | |
| 40. |
In                          mapping, the data can be mapped anywhere in the Cache Memory. |
| A. | associative |
| B. | direct |
| C. | set associative |
| D. | indirect |
| Answer» B. direct | |
| 41. |
Which of the following is an efficient method of cache updating? |
| A. | snoopy writes |
| B. | write through |
| C. | write within |
| D. | buffered write |
| Answer» B. write through | |
| 42. |
Which of the following is not a write policy to avoid Cache Coherence? |
| A. | write through |
| B. | write within |
| C. | write back |
| D. | buffered write |
| Answer» C. write back | |
| 43. |
When the data at a location in cache is different from the data located in the main memory, the cache is called |
| A. | unique |
| B. | inconsistent |
| C. | variable |
| D. | fault |
| Answer» C. variable | |
| 44. |
LRU stands for |
| A. | low rate usage |
| B. | least rate usage |
| C. | least recently used |
| D. | low required usage |
| Answer» D. low required usage | |
| 45. |
Whenever the data is found in the cache memory it is called as |
| A. | hit |
| B. | miss |
| C. | found |
| D. | error |
| Answer» B. miss | |
| 46. |
Cache Memory is implemented using the DRAM chips. |
| A. | true |
| B. | false |
| Answer» C. | |
| 47. |
What is the high speed memory between the main memory and the CPU called? |
| A. | register memory |
| B. | cache memory |
| C. | storage memory |
| D. | virtual memory |
| Answer» C. storage memory | |
| 48. |
What does D in the D-flip flop stand for? |
| A. | digital |
| B. | direct |
| C. | delay |
| D. | durable |
| Answer» D. durable | |
| 49. |
The functions of execution and sequencing are performed by using |
| A. | input signals |
| B. | output signals |
| C. | control signals |
| D. | cpu |
| Answer» D. cpu | |
| 50. |
Causing the CPU to step through a series of micro operations is called |
| A. | execution |
| B. | runtime |
| C. | sequencing |
| D. | pipelining |
| Answer» D. pipelining | |