MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 97 Mcqs, each offering curated multiple-choice questions to sharpen your Computer Science Engineering (CSE) knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
The offset of a particular segment varies from : |
| A. | 000h to fffh |
| B. | 0000h to ffffh |
| C. | 00h to ffh |
| D. | 00000h to fffffh |
| Answer» C. 00h to ffh | |
| 2. |
The offset of a particular segment varies from : |
| A. | 000h to fffh |
| B. | 0000h to ffffh |
| C. | 00h to ffh |
| D. | 00000h tofffffh |
| Answer» C. 00h to ffh | |
| 3. |
The cache usually gets its data from the whenever the instruction or data is required by the CPU: |
| A. | main memory |
| B. | case memory |
| C. | cache memory |
| D. | all of these |
| Answer» B. case memory | |
| 4. |
walkie-talkie is an example of …..serial communication |
| A. | simplex |
| B. | half duplex |
| C. | full duplex |
| D. | none of these |
| Answer» C. full duplex | |
| 5. |
Transmission through telephone lines is an example of….serial commuincation |
| A. | simplex |
| B. | half duplex |
| C. | full duplex |
| D. | none of these |
| Answer» D. none of these | |
| 6. |
80386 has – BIT data bus? |
| A. | 8 |
| B. | 16 |
| C. | 32 |
| D. | 64 |
| Answer» D. 64 | |
| 7. |
Flash ADC consist of….converters |
| A. | 2^n |
| B. | 2^n -1 |
| C. | 2^n +1 |
| D. | none of these |
| Answer» C. 2^n +1 | |
| 8. |
Which causes the microprocessor to immediately terminate its present activity: |
| A. | reset signal |
| B. | interupt signal |
| C. | both |
| D. | none of these |
| Answer» B. interupt signal | |
| 9. |
which is the small amount of high- speed memory used to work directly with the microprocessor: |
| A. | cache |
| B. | case |
| C. | cost |
| D. | coos |
| Answer» B. case | |
| 10. |
by the microprocessor: |
| A. | cache memory |
| B. | data memory |
| C. | main memory |
| D. | all of these |
| Answer» B. data memory | |
| 11. |
The offset of a particular segment varies from                 : |
| A. | 000h to fffh |
| B. | 0000h to ffffh |
| C. | 00h to ffh |
| D. | 00000h to fffffh |
| Answer» C. 00h to ffh | |
| 12. |
The cache usually gets its data from the                whenever the instruction or data is required by the CPU: |
| A. | main memory |
| B. | case memory |
| C. | cache memory |
| D. | all of these |
| Answer» B. case memory | |
| 13. |
ALE stand for: |
| A. | address latch enable |
| B. | address light enable |
| C. | address lower enable |
| D. | address last enable |
| Answer» B. address light enable | |
| 14. |
BP stand for: |
| A. | bit pointer |
| B. | base pointer |
| C. | bus pointer |
| D. | byte pointer |
| Answer» C. bus pointer | |
| 15. |
SBA stand for: |
| A. | segment bus address |
| B. | segment bit address |
| C. | segment base address |
| D. | segment byte address |
| Answer» D. segment byte address | |
| 16. |
DIP stand for: |
| A. | deal inline package |
| B. | dual inline package |
| C. | direct inline package |
| D. | digital inline package |
| Answer» C. direct inline package | |
| 17. |
The pin configuration of 8086 is available in the : |
| A. | 40 pin |
| B. | 50 |
| C. | 20 |
| D. | 30 |
| Answer» B. 50 | |
| 18. |
The size of each segment in 8086 is: |
| A. | 64 kb |
| B. | 24 kb |
| C. | 50 kb |
| D. | 16kb |
| Answer» B. 24 kb | |
| 19. |
Which flag are used to record specific characteristics of arithmetic and logical instructions: |
| A. | the stack |
| B. | the stand |
| C. | the status |
| D. | the queue |
| Answer» D. the queue | |
| 20. |
Using 12 binary digits how many unique house addresses would be possible: |
| A. | 28=256 |
| B. | 212=4096 |
| C. | 216=65536 |
| D. | none of these |
| Answer» C. 216=65536 | |
| 21. |
80386 has ---bit address bus? |
| A. | 8 |
| B. | 16 |
| C. | 32 |
| D. | 64 |
| Answer» D. 64 | |
| 22. |
Each memory location has: |
| A. | address |
| B. | contents |
| C. | both a and b |
| D. | none of these |
| Answer» D. none of these | |
| 23. |
80386 has – BIT data bus? |
| A. | 8 |
| B. | 16 |
| C. | 32 |
| D. | 64 |
| Answer» D. 64 | |
| 24. |
CPU can read & write data by using : |
| A. | control bus |
| B. | data bus |
| C. | address bus |
| D. | none of these |
| Answer» C. address bus | |
| 25. |
The processor 80386/80486 and the Pentium processor uses bits address bus: |
| A. | 16 |
| B. | 32 |
| C. | 36 |
| D. | 64 |
| Answer» C. 36 | |
| 26. |
Which bus transfer singles from the CPU to external device and others that carry singles from external device to th |
| A. | control bus |
| B. | data bus |
| C. | address bus |
| D. | none of these |
| Answer» B. data bus | |
| 27. |
A 16 bit address bus can generate addresses: |
| A. | 32767 |
| B. | 25652 |
| C. | 65536 |
| D. | none of these |
| Answer» D. none of these | |
| 28. |
The 16 bit register is separated into groups of 4 bit where each groups is called: |
| A. | bcd |
| B. | nibble |
| C. | half byte |
| D. | none of these |
| Answer» C. half byte | |
| 29. |
The structure of the stack is type structure: |
| A. | first in last out |
| B. | last in last out |
| C. | both a & b |
| D. | none of these |
| Answer» B. last in last out | |
| 30. |
How many bit stored by status register: |
| A. | 1 bit |
| B. | 2 bit |
| C. | 3 bit |
| D. | 4 bit |
| Answer» B. 2 bit | |
| 31. |
SP stand for: |
| A. | stack pointer |
| B. | stack pop |
| C. | stack push |
| D. | none of these |
| Answer» B. stack pop | |
| 32. |
Which is the basic stack operation: |
| A. | push |
| B. | pop |
| C. | both a and b |
| D. | none of these |
| Answer» D. none of these | |
| 33. |
The processor uses the stack to keep track of where the items are stored on it this by using the: |
| A. | stack pointer register |
| B. | queue pointer register |
| C. | both a & b |
| D. | none of these |
| Answer» B. queue pointer register | |
| 34. |
The subprogram finish the return instruction recovers the return address from the: |
| A. | stack |
| B. | queue |
| C. | accumulator |
| D. | data register |
| Answer» B. queue | |
| 35. |
Stack words on: |
| A. | lilo |
| B. | lifo |
| C. | fifo |
| D. | none of these |
| Answer» C. fifo | |
| 36. |
executed: |
| A. | instruction register |
| B. | register |
| C. | both a and b |
| D. | none of these |
| Answer» B. register | |
| 37. |
Which are the flags of status register: |
| A. | over flow flag |
| B. | carry flag/ interrupt flag |
| C. | zero flag |
| D. | all of these |
| Answer» E. | |
| 38. |
Causing a flag to became 0 is called: |
| A. | clearing a flag |
| B. | case a flag |
| C. | both a and b |
| D. | none of these |
| Answer» B. case a flag | |
| 39. |
SP stands for: |
| A. | status pointer |
| B. | stack pointer |
| C. | a and b |
| D. | none of these |
| Answer» C. a and b | |
| 40. |
PC stands for: |
| A. | program counter |
| B. | points counter |
| C. | paragraph counter |
| D. | paint counter |
| Answer» B. points counter | |
| 41. |
A set of register which contain |
| A. | data |
| B. | memory addresses |
| C. | result |
| D. | all of these |
| Answer» E. | |
| 42. |
In 8086 the following has the higest priority among all the interrupts |
| A. | nmi |
| B. | div o |
| C. | type 255 |
| D. | over flow |
| Answer» B. div o | |
| 43. |
Which of the following register is used in the control unit of the CPU to indicate the next instruction which is to be executed |
| A. | accumulator |
| B. | index register |
| C. | instruction decoder |
| D. | program counter |
| Answer» E. | |
| 44. |
Which of the following register holds the information before going to the memory ? |
| A. | control register |
| B. | data register |
| C. | accumulator |
| D. | address register |
| Answer» C. accumulator | |
| 45. |
The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is called |
| A. | index register |
| B. | memory address register |
| C. | program counter |
| D. | instruction register |
| Answer» E. | |
| 46. |
Which of the following is not typically found in the status register of a micro processor ? |
| A. | overlow |
| B. | zero result |
| C. | negative result |
| D. | none of the above |
| Answer» E. | |
| 47. |
Which of the following register is used in the control unit of the CPU to indicate the next instruction which is to be executed ? |
| A. | accumulator |
| B. | index register |
| C. | instruction decoder |
| D. | program counter |
| Answer» E. | |
| 48. |
Which of the following is a set of general purpose internal registers ? |
| A. | stack |
| B. | scratch pad |
| C. | address register |
| D. | status register |
| Answer» C. address register | |
| 49. |
The device which is used to connect a peripheral to bus is called |
| A. | control register |
| B. | interface |
| C. | communicatio n protocol |
| D. | none of these |
| Answer» C. communicatio n protocol | |
| 50. |
The register used as a working area in CPU is |
| A. | program counter |
| B. | instruction register |
| C. | instruction decoder |
| D. | accumulator |
| Answer» E. | |