 
			 
			MCQOPTIONS
 Saved Bookmarks
				This section includes 23 Mcqs, each offering curated multiple-choice questions to sharpen your Embedded Systems knowledge and support exam preparation. Choose a topic below to get started.
| 1. | Which of the following is an 16 kbyte block? | 
| A. | register | 
| B. | vector table | 
| C. | buffer | 
| D. | lookaside buffer | 
| Answer» C. buffer | |
| 2. | Which interrupt can make a change in the processor’s mode? | 
| A. | internal interrupt | 
| B. | external interrupts | 
| C. | exceptions | 
| D. | software mode | 
| Answer» D. software mode | |
| 3. | Which of the following is the common method for the connecting the peripheral to the processor? | 
| A. | internal interrupts | 
| B. | external interrupts | 
| C. | software | 
| D. | exception | 
| Answer» C. software | |
| 4. | Which bits control the floating point exceptions? | 
| A. | EE | 
| B. | FE0 | 
| C. | FE1 | 
| D. | both FE1 and FE2 | 
| Answer» E. | |
| 5. | Which of the following can be used to create time-driven systems? | 
| A. | memory | 
| B. | input | 
| C. | output | 
| D. | interrupts | 
| Answer» E. | |
| 6. | Which of the following can be done to ensure that all interrupts are recognised? | 
| A. | reset pin | 
| B. | external ready pin | 
| C. | handshaking | 
| D. | acknowledgment | 
| Answer» D. acknowledgment | |
| 7. | Which software interrupt is used in MC68000? | 
| A. | Internal interrupt | 
| B. | TRAP | 
| C. | SWI | 
| D. | NMI | 
| Answer» C. SWI | |
| 8. | Which exception can be masked by clearing the EE bit to zero in the MSR? | 
| A. | synchronous imprecise | 
| B. | synchronous precise | 
| C. | asynchronous imprecise | 
| D. | asynchronous precise | 
| Answer» E. | |
| 9. | What is the full form of SWI in Interrupts and Exceptions? | 
| A. | standard interrupt instruction | 
| B. | sequential interrupt instruction | 
| C. | software interrupt instruction | 
| D. | system interrupt instruction | 
| Answer» D. system interrupt instruction | |
| 10. | Which priority encoder is used in MC68000? | 
| A. | 4-to-2 priority encoder | 
| B. | LS148 7-to-3 | 
| C. | 2-to-4 priority encoder | 
| D. | LS148 3-to-7 | 
| Answer» C. 2-to-4 priority encoder | |
| 11. | What is the full form of MSR in Interrupts and Exceptions? | 
| A. | machine state register | 
| B. | machine software register | 
| C. | minimum state register | 
| D. | maximum state register | 
| Answer» B. machine software register | |
| 12. | What allows the data protection in the software interrupt mechanism? | 
| A. | Different mode | 
| B. | Same mode | 
| C. | SWI | 
| D. | TRAP | 
| Answer» B. Same mode | |
| 13. | Which interrupt can make a change in the processor's mode? | 
| A. | internal interrupt | 
| B. | external interrupts | 
| C. | exceptions | 
| D. | software mode | 
| Answer» D. software mode | |
| 14. | Which of the following is a 16 kbyte block? | 
| A. | register | 
| B. | vector table | 
| C. | buffer | 
| D. | lookaside buffer | 
| Answer» C. buffer | |
| 15. | Which can activate the ISR? | 
| A. | interrupt | 
| B. | function | 
| C. | procedure | 
| D. | structure | 
| Answer» B. function | |
| 16. | What is the full form of NMI in Interrupts and Exceptions? | 
| A. | non-machine interrupt | 
| B. | non-maskable interrupt | 
| C. | non-massive interrupt | 
| D. | non-memory interrupt | 
| Answer» C. non-massive interrupt | |
| 17. | Which of the following ensures the recognition of the interrupt? | 
| A. | interrupt ready | 
| B. | interrupt acknowledge | 
| C. | interrupt terminal | 
| D. | interrupt start | 
| Answer» C. interrupt terminal | |
| 18. | Which of the following converts the seven external pins into a 3-bit binary code? | 
| A. | priority encoder | 
| B. | 4-to-2 priority encoder | 
| C. | LS148 7-to-3 | 
| D. | 2-to-4 priority encoder | 
| Answer» D. 2-to-4 priority encoder | |
| 19. | Which exceptions are used in the PowerPC for floating point? | 
| A. | synchronous imprecise | 
| B. | asynchronous imprecise | 
| C. | synchronous precise | 
| D. | synchronous imprecise | 
| Answer» B. asynchronous imprecise | |
| 20. | What is the full form of ISR in Interrupts and Exceptions? | 
| A. | interrupt standard routine | 
| B. | interrupt service routine | 
| C. | interrupt software routine | 
| D. | interrupt synchronous routine | 
| Answer» C. interrupt software routine | |
| 21. | What does 80×86 use to hold essential data? | 
| A. | stack frame | 
| B. | register | 
| C. | internal register | 
| D. | flag register | 
| Answer» B. register | |
| 22. | Which exception is used in the external interrupts and decrementer-caused exceptions? | 
| A. | synchronous precise | 
| B. | asynchronous precise | 
| C. | synchronous imprecise | 
| D. | asynchronous imprecise | 
| Answer» C. synchronous imprecise | |
| 23. | Which of the following are accessible by the ISR in software interrupt mechanism? | 
| A. | register | 
| B. | interrupt | 
| C. | nmi | 
| D. | memory | 
| Answer» B. interrupt | |