MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 657 Mcqs, each offering curated multiple-choice questions to sharpen your Testing Subject knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
Applications that are Consumer-Oriented embedded, are particularly best suited for |
| A. | Multiprocessing |
| B. | Multitasking |
| C. | Many Functions |
| D. | One Function |
| Answer» E. | |
| 2. |
Every letter of the computer is referred to as |
| A. | Bit |
| B. | Alphabet |
| C. | Nibble |
| D. | Number |
| Answer» B. Alphabet | |
| 3. |
The one of the advantage of MIPS 16 and Thumb is: the instruction caches acting as if they are about |
| A. | 10% larger |
| B. | 25% larger |
| C. | 30% larger |
| D. | 40% larger |
| Answer» C. 30% larger | |
| 4. |
The time between the start and the end of program execution is known as |
| A. | Response time |
| B. | Execution time |
| C. | Delay time |
| D. | both a and b |
| Answer» C. Delay time | |
| 5. |
The modern supercomputers and the minicomputers, accessed by the network are called |
| A. | Desktop Computers |
| B. | Laptops |
| C. | Servers |
| D. | Micro Computer |
| Answer» D. Micro Computer | |
| 6. |
Compilers usually chooses which procedure calls has to be expanded inline before knowing the size of the procedure, that is being called, the stated problem is known as |
| A. | Caller saving |
| B. | Callee saving |
| C. | Phase-ordering problem |
| D. | All above |
| Answer» D. All above | |
| 7. |
The digital form of computer which is placed at the bank walls for dealing cash is known as |
| A. | Automatic Teller Machine |
| B. | Super Computer |
| C. | Mini Computer |
| D. | Micro Computer |
| Answer» B. Super Computer | |
| 8. |
The layer which is between the system hardware and the user's program is commonly known as |
| A. | Algorithm |
| B. | Network |
| C. | Operating system |
| D. | Functions |
| Answer» D. Functions | |
| 9. |
The native MIPS has the MIPS measurement of |
| A. | MIPS = Instruction count/(Execution time)10^6 |
| B. | MIPS = Instruction count/(Execution time)10^3 |
| C. | MIPS = Instruction count/Execution time |
| D. | MIPS = (Execution time)10^6 |
| Answer» B. MIPS = Instruction count/(Execution time)10^3 | |
| 10. |
Binary code which gives an actual instruction is called |
| A. | instruction code |
| B. | logical code |
| C. | function code |
| D. | address |
| Answer» D. address | |
| 11. |
A processor performing fetch or decoding of different instruction during the execution of another instruction is called ______ . |
| A. | Super-scaling |
| B. | Pipe-lining |
| C. | Parallel Computation |
| D. | None of these |
| Answer» C. Parallel Computation | |
| 12. |
_______ is used to store data in registers . |
| A. | D flip flop |
| B. | JK flip flop |
| C. | RS flip flop |
| D. | none of these |
| Answer» B. JK flip flop | |
| 13. |
The registers, ALU and the interconnection between them are collectively called as _____ . |
| A. | Process route |
| B. | Information trail |
| C. | Information path |
| D. | Data path |
| Answer» E. | |
| 14. |
______ is used to choose between increment the PC or performing ALU operations . |
| A. | Conditional codes |
| B. | Multiplexer |
| C. | Control unit |
| D. | None of these |
| Answer» C. Control unit | |
| 15. |
ISP stands for, |
| A. | Instruction Set Processor |
| B. | Information Standard Processing |
| C. | Interchange Standard Protocol |
| D. | Interrupt Service Procedure |
| Answer» B. Information Standard Processing | |
| 16. |
While designing a digital system, the main objectives are |
| A. | Low cost |
| B. | Less number of gates |
| C. | Increased Speed |
| D. | All of the above |
| Answer» E. | |
| 17. |
After reset, CPU begins execution of instruction from memory address |
| A. | 0101H |
| B. | 8000H |
| C. | 0000H |
| D. | FFFFH |
| Answer» D. FFFFH | |
| 18. |
When CPU is executing a Program that is part of the Operating System, it is said to be in |
| A. | Interrupt mode |
| B. | System mode |
| C. | Half mode |
| D. | Simplex mode |
| Answer» C. Half mode | |
| 19. |
How is a privilege exception dealt ? |
| A. | The program is alted and the system switches into supervisor mode and restarts the program execution |
| B. | The Program is stopped and removed from the queue |
| C. | The system switches the mode and starts the execution of a new process |
| D. | The system switches mode and runs the debugger |
| Answer» B. The Program is stopped and removed from the queue | |
| 20. |
IC chips based on packaging density are |
| A. | Small-Scale Integration (SSI): Up to 12 gates |
| B. | Medium-Scale Integration (MSI): 12–99 gates |
| C. | Small- Scale Integration (SSI): Up to 14 gates |
| D. | Both a and b |
| Answer» E. | |
| 21. |
As of 2000, the reference system to find the SPEC rating are built with _____ Processor . |
| A. | Intel Atom SParc 300Mhz |
| B. | Ultra SPARC -IIi 300MHZ |
| C. | Amd Neutrino series |
| D. | ASUS A series 450 Mhz |
| Answer» C. Amd Neutrino series | |
| 22. |
When Performing a looping operation, the instruction gets stored in the ______ . |
| A. | Registers |
| B. | Cache |
| C. | System Heap |
| D. | System stack |
| Answer» C. System Heap | |
| 23. |
As of 2000, the reference system to find the performance of a system is _____ . |
| A. | Ultra SPARC 10 |
| B. | SUN SPARC |
| C. | SUN II |
| D. | None of these |
| Answer» B. SUN SPARC | |
| 24. |
SPEC stands for, |
| A. | Standard Performance Evaluation Code. |
| B. | System Processing Enhancing Code. |
| C. | System Performance Evaluation Corporation. |
| D. | Standard Processing Enhancement Corporation. |
| Answer» D. Standard Processing Enhancement Corporation. | |
| 25. |
An optimizing Compiler does, |
| A. | Better compilation of the given piece of code. |
| B. | Takes advantage of the type of processor and reduces its process time. |
| C. | Does better memory management. |
| D. | Both a and c |
| Answer» C. Does better memory management. | |
| 26. |
Instructions that are programmed to make decisions are termed as |
| A. | branch instructions |
| B. | programmed instructions |
| C. | logical instructions |
| D. | arithmetic instructions |
| Answer» B. programmed instructions | |
| 27. |
The computer performs all mathematical and logical operations inside it′s |
| A. | Memory unit |
| B. | Central processing unit |
| C. | Output unit |
| D. | Visual display unit |
| Answer» C. Output unit | |
| 28. |
…………… is a piece of hardware that executes a set of machine–language instructions. |
| A. | Controller |
| B. | Bus |
| C. | Processor |
| D. | Motherboard |
| Answer» D. Motherboard | |
| 29. |
The read/write file |
| A. | Belongs to the data bus |
| B. | Belongs to the control bus |
| C. | Belongs to the address bus |
| D. | CPU bus |
| Answer» C. Belongs to the address bus | |
| 30. |
There are two types of parity |
| A. | True and False |
| B. | 0 and 1 |
| C. | Even and Odd |
| D. | None of the above |
| Answer» D. None of the above | |
| 31. |
Number of stored bits per unit area, which determines overall storage capacity and memory cost per bit. |
| A. | Area Efficiency |
| B. | Access Time |
| C. | Power Consumption |
| D. | None of the above |
| Answer» B. Access Time | |
| 32. |
This is the maximum time from the start of the valid address of the read cycle to the time when the valid data is available at the data output. |
| A. | Read cycle time (tRC) |
| B. | Access time (tA) |
| C. | Read to output valid time (tRD) |
| D. | None of the above |
| Answer» C. Read to output valid time (tRD) | |
| 33. |
A memory stores data for processing and the instructions for _________. |
| A. | Result |
| B. | Execution |
| C. | Progress |
| D. | All of the above |
| Answer» C. Progress | |
| 34. |
Erasing EPROM programming is accomplished by using ultraviolet light that belongs to the UVC range and has a frequency of _____________________. |
| A. | 254.9 |
| B. | 253.2 |
| C. | 253.7 |
| D. | None of the above |
| Answer» D. None of the above | |
| 35. |
I/O modules performs the requested action on |
| A. | Programmed I/O |
| B. | Direct Memory Access (DMA) |
| C. | Interrupt driven I/O |
| D. | I/O devices |
| Answer» B. Direct Memory Access (DMA) | |
| 36. |
Direct memory access is more efficient to move |
| A. | Less Data |
| B. | Large Data |
| C. | Largest Data |
| D. | Low Data |
| Answer» C. Largest Data | |
| 37. |
The processor fetches an instruction from |
| A. | Keyboard |
| B. | Monitor |
| C. | CPU |
| D. | Memory |
| Answer» E. | |
| 38. |
Cache size issue can have significant impact on |
| A. | input |
| B. | output |
| C. | Information |
| D. | Performance |
| Answer» E. | |
| 39. |
Stack pointer is a register that points to the |
| A. | Pop the stack |
| B. | Push the stack |
| C. | Top of the stack |
| D. | Bottom of the stack |
| Answer» D. Bottom of the stack | |
| 40. |
I/O function allows to exchange data directly between an |
| A. | Process States |
| B. | Registers |
| C. | I/O module and the processor |
| D. | I/O devices |
| Answer» D. I/O devices | |
| 41. |
In a sequential memory, the words are stored in and read out in a_______________ . |
| A. | Parallel |
| B. | Sequence |
| C. | Length |
| D. | None of the above |
| Answer» C. Length | |
| 42. |
Cache memory is intended to provide memory access |
| A. | Fastest |
| B. | Slow |
| C. | Very Slow |
| D. | Fast |
| Answer» B. Slow | |
| 43. |
Memory modules consist of |
| A. | Set of Instructions |
| B. | Set of Registers |
| C. | Set of Locations |
| D. | Set of Programs |
| Answer» D. Set of Programs | |
| 44. |
Interrupts are provided primarily as a way to |
| A. | Improve processor utilization |
| B. | Improve processor execution |
| C. | Improve processor control |
| D. | Improve processor speed |
| Answer» B. Improve processor execution | |
| 45. |
The replacement algorithm chooses the constraints of |
| A. | Blocks |
| B. | Cache Size |
| C. | Mapping Function |
| D. | Block Size |
| Answer» D. Block Size | |
| 46. |
Program counter contains the address of the |
| A. | Next programs to be fetched |
| B. | Previous programs to be fetched |
| C. | Previous information to be fetched |
| D. | Next information to be fetched |
| Answer» E. | |
| 47. |
The set of all logical addresses generated by a program is referred to as a |
| A. | Memory Addresses |
| B. | Physical Addresses |
| C. | Logical address Space |
| D. | Buffer Addresses |
| Answer» D. Buffer Addresses | |
| 48. |
Segment pointers divided memory into |
| A. | Register |
| B. | Process |
| C. | Segments |
| D. | Scaling |
| Answer» D. Scaling | |
| 49. |
I/O interrupt-driven is more efficient than |
| A. | I/O Modules |
| B. | I/O Devices |
| C. | Programmed I/O |
| D. | CPU |
| Answer» D. CPU | |
| 50. |
Instruction register contains the instructions most |
| A. | recently deleted |
| B. | Recently fetched |
| C. | Recently updated |
| D. | Recently executed |
| Answer» C. Recently updated | |