With_the_trailing_edge_of_the_LOCK_(active_low),_the_INTA_(active_low) – McqOptions

MCQOPTIONS

1.	With_the_trailing_edge_of_the_LOCK_(active_low),_the_INTA_(active_low)_goes_low_and_remains_in_it_for$
A.	0 clock cycle
B.	1 clock cycle
C.	2 clock cycles
D.	3 clock cycles
Answer» D. 3 clock cycles

Discussion

No Comment Found

Related MCQs

IF_THE_PIN_LOCK_(ACTIVE_LOW_BASED)_IS_LOW_AT_THE_TRAILING_EDGE_OF_THE_FIRST_ALE_PULSE,_THEN_TILL_THE_START_OF_THE_NEXT_MACHINE_CYCLE,_THE_PIN_LOCK_(ACTIVE_LOW)_IS?$
With_the_trailing_edge_of_the_LOCK_(active_low),_the_INTA_(active_low)_goes_low_and_remains_in_it_for$
Once the processor responds to an INTR signal, the IF is automaticall?
The status of the pending interrupts is checked at
For the INTR signal, to be responded to in the next instruction cycle, it must go ________ in the last clock cycle of the current instruction
The INTR signal can be masked by resetting the
The NMI pin should remain high for atleast
In case of string instructions, the NMI interrupt will be served only after
The interrupt for which the processor has highest priority among all the internal interrupts is
The interrupt for which the processor has the highest priority among all the external interrupts is