MCQOPTIONS
Bookmark
Saved Bookmarks
→
Computer Science Engineering (CSE)
→
Software Design Modeling in Computer Science Engineering (CSE)
→
Which of the following is not a in-built package ..
1.
Which of the following is not a in-built package in VHDL?
A.
std_logic_1164
B.
textio
C.
standard
D.
std
Answer» E.
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
A major advantage of DTL over the earlier resistor–transistor logic is the
Moore machine has states than a mealy machine.
In D register, ‘D’ stands for
State transition happens in every clock cycle.
Why do the D flip-flops receive its designation or nomenclature as ‘Data Flip-flops’?
Each “0” entry in a K-map square represents:
Binary subtraction of 101101 – 001011 = ?
Each “1” entry in a K-map square represents:
TTL circuits with “totem-pole” output stage minimize
In a NAND based S’-R’ latch, if S’=1 & R’=1 then the state of the latch is
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply