When a microprocessor interfaces with a peripheral or memory device, the normal timing of the microprocessor may need to be altered by introducing _______

• A. Latching
• B. Wait state
• C. Tristate logics
• D. None of the above