To interface a slow memory, wait states are added by

• A. Extending the time of the chip select logic
• B. Causing READY signal to go low
• C. Causing READY signal to go high
• D. By increasing the clock frequency