The valu of h2 is – McqOptions

MCQOPTIONS

1.	The valu of h2 is
A.	2.4 ns
B.	2.3ns
C.	1.8ns
D.	1.7ns
Answer» C. 1.8ns

Discussion

No Comment Found

Related MCQs

<p>The value of the ratio M 1/M2 is </p>
<p>The value of M1 is </p>
<p>The valu of h2 is </p>
<p>The value of h 1is </p>
<p>Consider a new instruction named branch -on- bit -set (mnemonic bbs ).The instruction bbs reg pos label jumps to label if bit in position pos of register operand reg is one A register is 32 bits wide and the bits are numbered 0 to 31 bit in the following emuationof this instruction on a processor that does not have bbs implemented </p> <p>temp -----reg and mask </p> <p>Branch to label if temp is non -zero The variable temp is a temporary register For ocrrect emulation the variable mask must be generated by </p>
<p>A CPU has five -stage pipeline and runs at 1 GHz frequency Instrution fetch happens in the first stage of the pipeline A conditional branch instruction </p> <p>computer the target address and evaluates the processor branch until the branch outcome is known A program executes 10 9 instructions out of which 20 %are conditional branches If each instruction takes one cycle to complete on average then total execution time of the program is </p>
<p>A CPU has a cache with block size 64 bytes The main memory has K banks each bank bank being c bytes wide consecutive c byte chunks are mapped on consecutiv banks with warp -around All the k banks can be accssed in parallel but tow accesses to the same bank must be serialized A cache block access may involve multiple iterations of parallel Each Iteration requires decoding the bank number s to be accessed in parallel and this takes k /2 ns . the latency of one bank access is 80 ns If c = 2 and k = 24 then latency of retrieving a cache block starting at address zero from main memory is </p>
<p>In a memory system four 256x8 PROM chips are used to make total memory of size 1024x4 what is the number of address bus lines </p>
<p>If each address space represents one byte of storage space how many address lines are needed to access RAM chip arranged in a 4x6 arryay where each chip is 8Kx4bits </p>
<p>How many RAM chips of size (256KX1 bit) are required to build 1M Byte memory </p>