The stage in which the CPU generates an address for data memory references in this stage is

• A. prefetch stage
• B. D1 (first decode) stage
• C. D2 (second decode) stage
• D. execution stage