The signal that is applied to the decoding logic, to differentiate between interrupt, code fetch and data bus cycles is

• A. COD
• B. INTA (active low)
• C. M/IO (active low)
• D. All of the mentioned