The register that stores the bits required to mask the interrupt inputs is

• A. In-service register
• B. Priority resolver
• C. Interrupt Mask register
• D. None