1.

The on-chip cache is controlled by

A. Cache disable(CD)
B. No write through(NW)
C. Cache disable and No write through
D. None of the mentioned
Answer» D. None of the mentioned


Discussion

No Comment Found