The multiplicand register & multiplier register of a hardware circuit implementing booth s algorithm have (11101) & (1100). The result shall be ______

• A. (812)10
• B. (-12)10
• C. (12)10
• D. (-812)10