The key to edge-triggered sequential circuits in VHDL is the ________.

• A. ARCHITECTURE
• B. PROCESS
• C. FUNCTION
• D. VARIABLE