The Interface circuits generate the appropriate timing signals required by the BUS control scheme.

• A. true
• B. false