1.

The full form of VHDL is

A. very high descriptive language
B. verilog hardware description language
C. variable definition language
D. none of the mentioned
Answer» C. variable definition language


Discussion

No Comment Found