MCQOPTIONS
Bookmark
Saved Bookmarks
→
Vhdl
→
User Defined Data Types in Vhdl
→
The assert statement displays a message when the c..
1.
The assert statement displays a message when the condition is FALSE.
A.
True
B.
False
Answer» B. False
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
Where should we use FAILURE severity?
An ASSERT statement can’t be used as a concurrent statement.
What kind of circuit may be described by using the following statement?
Which of the following is the default severity name for ASSERT?
Flip_flop$
The use of ERROR severity is _________
Where should one use WARNING severity level?
NOTE severity level can be used to __________
By using which of the following severity level, the simulator can be halted?
Which of the following is default severity name for ASSERT?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply