The anded output of the bits of the interrupt register and the mask register are set as input of:

• A. Priority decoder
• B. Priority encoder
• C. Process id encoder
• D. Multiplexer