MCQOPTIONS
Saved Bookmarks
| 1. |
Refer to the VHDL code given below, what will be the output? |
| A. | 8- bit STD_LOGIC_VECTOR a+b |
| B. | 8- bit UNSIGNED a+b |
| C. | 4- bit STD_LOGIC_VECTOR a+b |
| D. | ErrorView Answer |
| Answer» E. | |