Parallel data transfers between two different sets of registers require more than one shift pulse.

• A. True
• B. False