1.

When a J-K flip-flop is used in a circuit, we only have to consider the level at J and K at the active clock edge to know the states of the outputs.

A. True
B. False
Answer» C.


Discussion

No Comment Found