

MCQOPTIONS
Saved Bookmarks
1. |
In VHDL, the mode of a port does not define: |
A. | an input. |
B. | an output. |
C. | both an input and an output. |
D. | the TYPE of the bit. |
Answer» E. | |